

# Design and Implementation of a Digital Amplitude Shift Keying (ASK), Frequency Shift Keying (FSK), Binary Phase Shift Keying (BPSK) and Quadrature Phase Shift Keying (QPSK) Modulators using FPGA

Dr. Kamal Aboutabikh<sup>1</sup>, Dr. Abdul-Aziz Shokyfeh<sup>2</sup>, Dr. Amer Garib<sup>3</sup>

Faculty of Informatics Engineering, Ittihad Private University, Damascus- Syria<sup>1,2,3</sup>

aboutabikh59@gmail.com

**Abstract:** In this paper, we propose the design and implementation mechanism for different digital modulators such as Amplitude Shift Keying (ASK), Frequency Shift Keying (FSK), Phase Shift Keying (BPSK) and Quadrature Phase Shift Keying (QPSK) modulators based on the use of Direct Digital Frequency Synthesizer (DDFS) and QDDFS using Cyclone II EP2C20F484C7 FPGA from ALTERA placed on education and development board DE-1 with the following parameters

- Clock frequency :  $F_{CLK}=50\text{MHz}$  .
- Modulation type of signal is :ASK ,FSK , BPSK , QPSK .
- Frequency range : (0.011 Hz...10 MHz) .
- Frequency Resolution : (0.011 Hz) .
- Signal amplitude(5V) .
- Data frequency : 1KHz .
- Digital designs allow the slides to modify and design development for results and better through reprogramming, depending on the user's desire.

**Keywords:** Digital Modulator , ASK , FSK , BPSK , QPSK , DDFS , QDDFS ,FPGA.

## I. INTRODUCTION

The mathematical principle of digital modulation using DDFS can be explained according to the diagram [1] shown in figure (1), where the ASK modulation achieved on multiply of data signal and samples of sinusoidal signal [2] stored in ROM , where the data signal , carrier signal and ASK signal shown in figure (2).

FSK modulation achieved on adding frequency code of signal with (0) If data bit equal (0) and adding frequency code of signal with frequency deviation code (DF) [2] when data bit equal (1) so that before the phase accumulator (PA) , where the data signal , carrier signal and FSK signal shown in figure (3).

BPSK modulation achieved on adding phase code of signal with (0) if data bit equal (0) and adding phase code of signal with  $(2^n / 2)$  for data bit equal (1) so that after (PA) [2] , where the data signal , carrier signal and BPSK signal shown in figure (4).

QPSK modulation achieved on adding  $(I \cdot \cos w t)$  and  $(Q \cdot \sin w t)$  signals from the QDDFS , where:  $I=1$  or  $-1$  and  $Q=1$ , or  $-1$  , where the data signal , I component , Q component and QPSK signal shown in figure (5) , where the red signal is sine reference signal and blue signal is QPSK signal.

The stored values of the sine and cosine signals in ROM of DDFS and QDDFS are calculated according to the following equation [3]:

$$U_{SIN}(i) = INT \left[ (2^{m-1} - 1) \cdot SIN \left( \frac{360 \cdot i}{2^b} \right) \right] \quad (1)$$

$$U_{COS}(i) = INT \left[ (2^{m-1} - 1) \cdot COS \left( \frac{360 \cdot i}{2^b} \right) \right]$$

For:

$$m = 8 \text{ bits}, b = 13 \text{ bits}, i = (0 \dots 2^b - 1) = (0 \dots 8191)$$

Then:

$$U_{SIN}(i) = INT \left[ (2^{8-1} - 1) \cdot SIN \left( \frac{360 \cdot i}{2^{13}} \right) \right] = INT \left[ 127 \cdot SIN \left( \frac{360 \cdot i}{8192} \right) \right]$$

$$U_{COS}(i) = INT \left[ (2^{8-1} - 1) \cdot COS \left( \frac{360 \cdot i}{2^{13}} \right) \right] = INT \left[ 127 \cdot COS \left( \frac{360 \cdot i}{8192} \right) \right]$$

$$U_{SIN}(i) = (-127 \dots + 127)$$

$$U_{COS}(i) = (-127 \dots + 127)$$

To avoid negative values that are difficult to store in memory, we add a value off-set= 128

$$U_{SIN}(i) = (0 \dots 255)$$

$$U_{COS}(i) = (0 \dots 255)$$

In paper [4] present the design and simulation only of a modulation module for ASK using VHDL.

In paper [5] present the design and simulation of a modulation module for ASK ,FSK,BPSK,QPSK using VHDL.




Fig (1) Block diagram of digital modulator using DDS




Fig (2) data signal, carrier signal and ASK signal




Fig (3) data signal, carrier signal and FSK signal




Fig (4) data signal , carrier signal and BPSK signal




Fig (5) data signal , I, Q ,carrier signal and QPSK signal

## II. RESEARCH IMPORTANCE AND ITS OBJECTIVES

-In this paper digital ASK (coherence and non – coherence) ,FSK, BPSK modulators were designed, implemented and tested based on the use of Digital Direct Frequency Synthesizer (DDFS) using FPGA, VHDL and Graphical programming language with Quartus II 9.1 design environment.

-Using the digital DDFS with mathematical operations (adding , multiply , division ) , makes the digital modulation design process flexible, accurate and highly efficient.

-Changing the data signal frequency , carrier signal frequency, frequency deviation and phase shift within different values explains the difference between digital modulation and analog modulation .

## III. RESEARCH MATERIALS AND ITS WAYS

To design, and test the digital modulators for different modulation types of signals, the following tools and software are used:

-Cyclone II EP2C20F484C7 FPGA chip from ALTERA with highly accuracy, speed, and level specifications, placed on education and development board DE-1 [6].

-DDFS which is considered as highly accuracy techniques in sinusoidal and square signals synthesizing on FPGA chips.

-VHDL programming language with Quartus II 9.1 design environment [7].

-Design Environment MATLAB R2008a

-GDS-1052 digital oscilloscope with Free Wave program to take the results.

-PC computer for designing and injecting the design in the FPGA chip.

The block diagram of the laboratory experiment platform [8] is shown in figure (6).




Fig (6) Block diagram of the laboratory experiment platform

#### IV. BLOCK AND FUNCTIONAL DIAGRAMS OF A DIGITAL ASK MODULATOR

The ASK signal is given according to the following equation [3]:

$$U_{ASK}(t) = \begin{cases} \sin(2\pi ft) & \text{for bit 1} \\ 0 & \text{for bit 0} \end{cases} \quad (2)$$

The signal frequency and signal frequency code (L) is calculated according to the following equation[3]:

$$f = \frac{L \cdot F_{CLK}}{2^n}$$

$$\text{Code } f = L_1 = \frac{f \cdot 2^n}{F_{CLK}}, \text{ for bit 1} \quad (3)$$

$$\text{Code } f = L_2 = 0, \text{ for bit 0}$$

The block diagram of digital ASK modulator using DDFS is shown in figure (7) and the functional diagram of digital ASK modulator using DDFS is shown in figure (8).




Fig (7) Block diagram of digital ASK modulator using DDFS




Fig (8) functional diagram of digital ASK modulator using DDFS

The coherence digital ASK modulator is achieved when the initial phase is equal for all radio pulses, it is achieved when data bits (0) reset the phase accumulator, that is very important for radar systems, figure (9).

The functional diagram of coherence digital ASK modulator using DDFS is shown in figure (9).




Fig (9) functional diagram of coherence digital ASK modulator using DDFS

The non-coherence digital ASK, is done when the initials phase of ASK signals is deferent from each other for all bits (1), it is achieved when data bits (1) passed the values of phase accumulator to ROM DDFS, where the phase of carrier is continued, figure (10).

The functional diagram of non-coherence digital ASK modulator using DDFS is shown in figure (10).




Fig (10) functional diagram of non-coherence digital ASK modulator using DDFS

The functional diagram of coherence digital ASK modulator in Quartus II 9.1 design environment is shown in figure (11), where output signal is data signal, and coherent ASK signals are with the following parameters [9] :

- Clock frequency:  $F_{CLK}=50$  MHz.
- Modulation type of signal is : coherence ASK .
- Carrier frequency of ASK: 1 MHz .
- Frequency of data signal: 1 KHz.
- Frequency range: (0.011 Hz...25 MHz).
- Frequency Resolution: (0.011 Hz).
- Size of DDFS ROM: 13KB.
- DAC : with 8 bits.
- Bits numbers of Phase Accumulator :  $n=32$  bits
- Signal amplitude (5V).

$$\mathcal{F} = \frac{F_{CLK}}{2^n} \Rightarrow 2^n = \frac{F_{CLK}}{\mathcal{F}} = \frac{50 \cdot 10^6}{0.011} \Rightarrow n = 32 \text{ bits}$$

$$\Delta f = 0 \dots \frac{F_{CLK}}{2} = 0 \dots 25 \text{ MHz}$$

$$F_{OUT} = \frac{F_{CLK} \cdot L_1}{2^n}$$

$$CODE f = L_1 = \frac{F_{OUT} \cdot 2^n}{F_{CLK}} = \frac{1 \cdot 2^{32}}{50} = 85899346$$

$$CODE 0 = L_2 = 0$$

$$F_{DATA} = \frac{F_{CLK} \cdot L_{DATA}}{2^n} \Rightarrow L_{DATA} = \frac{2^n \cdot F_{DATA}}{F_{CLK}} = \frac{2^{32} \cdot 1}{50 \cdot 10^3} = 85899$$




Fig (11) functional diagram of coherent digital ASK modulator in Quartus II 9.1 design environment

The result of designed coherent digital ASK modulator in Quartus II 9.1 design environment is shown in figure (12) in time and frequency domains, where frequency of data signal: 1 KHz, carrier frequency of ASK: 1 MHz.




Fig (12) coherent ASK signal in time and frequency domains



The functional diagram of non-coherent digital ASK modulator in Quartus II 9.1 design environment is shown in figure (13) where output signals are data signal and non-coherent ASK signals [9].




Fig (13) functional diagram of non-coherent digital ASK modulator in Quartus II 9.1 design environment

The result of designed non-coherent digital ASK modulator in Quartus II 9.1 design environment is shown in figure (14) in time domain, where frequency of data signal: 1 KHz, carrier frequency of ASK: 1 MHz.




Fig (14) non-coherence ASK signal in time domain

## V. BLOCK AND FUNCTIONAL DIAGRAMS OF A DIGITAL FSK MODULATOR

The FSK signal is given according to the following equation [3]

$$U_{FSK}(t) = \begin{cases} \sin(2\pi f_1 t) & \text{for bit 0} \\ \sin(2\pi f_2 t) & \text{for bit 1} \end{cases} \quad (4)$$

$$f_2 = f_1 + Df \Rightarrow Df = f_2 - f_1$$

The signal frequency and frequency code (L) is calculated according to the following equation[]

$$f = \frac{L \cdot F_{CLK}}{2^n}$$

$$CODE f_1 = L_1 = \frac{f_1 \cdot 2^n}{F_{CLK}}$$

$$CODE f_2 = L_2 = \frac{f_2 \cdot 2^n}{F_{CLK}} \quad (5)$$

$$CODE Df = L_0 = \frac{Df \cdot 2^n}{F_{CLK}}$$

The block diagram of digital FSK modulator using DDFS is shown in figure (15) and the functional diagram of digital FSK modulator using DDFS is shown in figure (16).




Fig (15) Block diagram of digital FSK modulator using DDFS




Fig (16) functional diagram of digital FSK modulator using DDFS

The functional diagram of digital FSK modulator in Quartus II 9.1 design environment is shown in figure (17), where output signals are data signal and FSK signals with the following parameters [9]:

- Clock frequency:  $F_{CLK}=50$  MHz
- Modulation type of signal is : FSK.
- Carrier frequency of FSK:  $f_1= 1$  MHz,  $f_2= 1.025$  MHz,
- Frequency deviation of FSK is :  $DF=25$ KHz.
- Frequency of data signal: 1 KHz

- Frequency range: (0.011 Hz...25 MHz).
- Frequency Resolution: (0.011 Hz).
- Size of DDS ROM: 13KB.
- DAC :with 8 bits.
- Bits numbers of Phase Accumulator : n=32 bits
- Signal amplitude (5V).

$$CODE f_1 = L_1 = \frac{f_1 \cdot 2^n}{F_{CLK}} = \frac{1 * 2^{32}}{50} = 85899346$$

$$CODE f_2 = L_2 = \frac{f_2 \cdot 2^n}{F_{CLK}} = \frac{1.025 * 2^{32}}{50} = 88046830$$

$$CODE Df = L_0 = \frac{Df \cdot 2^n}{F_{CLK}} = \frac{0.025 * 2^{32}}{50} = 2147484$$




Fig (17) functional diagram of digital FSK modulator in Quartus II 9.1 design environment

The result of designed digital FSK modulator in Quartus II 9.1 design environment is shown in figure (18) in time and frequency domains, where frequency of data signal: 1 KHz, carrier frequency of FSK: 1 MHz, deviation frequency: 25 KHz.




Fig (18) FSK signal in time and frequency domains

## VI. BLOCK AND FUNCTIONAL DIAGRAMS OF A DIGITAL BPSK MODULATOR

The BPSK signal is given according to the following equation [3]

$$U_{BPSK}(t) = \begin{cases} \sin(2\pi f t) & \text{for bit 1} \\ \sin(2\pi f t + \pi) & \text{for bit 0} \end{cases} \quad (6)$$

The signal frequency ,frequency code (L) and phase code are calculated according to the following equations [3]

$$f = \frac{L \cdot F_{CLK}}{2^n}$$

$$CODE f = L = \frac{2^n \cdot f}{F_{CLK}} \quad (7)$$

$$PHASE CODE (0) = X_{\phi_0} = 0$$

$$PHASE CODE (\pi) = X_{\phi_1} = \frac{2^n \cdot \pi}{2\pi} = \frac{2^n}{2} \quad (8)$$

DATA	0	1
PHASE	$\pi$	0
PHASE CODE	$X_{\phi 1} = \frac{2^n \cdot \pi}{2\pi} = \frac{2^n}{2}$	$X_{\phi 0} = \frac{2^n \cdot 0}{2\pi} = 0$

The block diagram of digital BPSK modulator using DDFS is shown in figure (19), and the functional diagram of digital BPSK modulator using DDFS is shown in figure (20).




Fig (19) Block diagram of digital BPSK modulator using DDFS




Fig (20) functional diagram of digital BPSK modulator using DDFS

The functional diagram of digital BPSK modulator in Quartus II 9.1 design environment is shown in figure (21) where output signals are data signal and BPSK signals with the following parameters [9]:

- Clock frequency:  $F_{CLK}=50$  MHz
- Modulation type of signal is : BPSK.
- Carrier frequency of BPSK:  $f= 1$  MHz.
- PHASE SHIFT of BPSK is :  $180^0$ .
- Frequency of data signal: 1 KHz
- Frequency range: (0.011 Hz...25 MHz).

- Frequency Resolution: (0.011 Hz).
- Size of DDFS ROM: 13KB.
- DAC :with 8 bits.
- Bits numbers of Phase Accumulator : n=32 bits
- Signal amplitude (5V).

$$CODE f_1 = L_1 = \frac{f \cdot 2^n}{F_{CLK}} = \frac{1 * 2^{32}}{50} = 85899346$$

$$PHASE CODE (0) = X_{\phi_0} = \frac{2^n \cdot 0}{2\pi} = 0$$

$$PHASE CODE (\pi) = X_{\phi_1} = \frac{2^n \cdot \pi}{2\pi} = \frac{2^n}{2} = \frac{2^{32}}{2} = 2147483648$$




Fig (21) functional diagram of digital BPSK modulator in Quartus II 9.1 design environment

The result of designed digital BPSK modulator in Quartus II 9.1 design environment is shown in figure (22) in time and frequency domains , where frequency of data signal: 1 KHz , carrier frequency of BPSK: 1 MHz , phase shift: 180°.




Fig (22) BPSK signal in time and frequency domains

## VII. BLOCK AND FUNCTIONAL DIAGRAMS OF A DIGITAL QPSK MODULATOR

The QPSK signal is given according to the following equation [3], values of Data, I component, Q component and phase of QPSK given according to the table .1 and figure (23).

$$U_{QPSK}(t) = I.\cos(2\pi f t) + Q.\sin(2\pi f t) , I = +1 \text{ or } -1 \text{ and } Q = +1 \text{ or } -1 \quad (9)$$

Table.1 values of Data, I, Q, Out QPSK and phase of QPSK

Data	I	Q	I.cos	Q.sin	Out (QPSK)	Phase
00	-1	-1	-cos	-sin	- cos – sin	225 <sup>0</sup>
01	-1	+1	- cos	+ sin	- cos + sin	135 <sup>0</sup>
10	+1	-1	+ cos	- sin	+ cos – sin	315 <sup>0</sup>
11	+1	+1	+ cos	+ sin	+ cos + sin	45 <sup>0</sup>




Fig (23) values of Data , I , Q and phase of QPSK

The signal frequency ,frequency code (L) is calculated according to the following equations [3]

$$f = \frac{L.F_{CLK}}{2^n} \quad (10)$$

The block diagram of digital QPSK modulator using QDDFS is shown in figure (24), and the functional diagram of digital QPSK modulator using QDDFS is shown in figure (25).




Fig (24) Block diagram of digital QPSK modulator using QDDFS






Fig (25) functional diagram of digital QPSK modulator using QDDFS

The functional diagram of digital QPSK modulator in Quartus II 9.1 design environment is shown in figure (26) where output signals are data signal and QPSK signal with the following parameters [9]:

- Clock frequency:  $F_{CLK}=50$  MHz
- Modulation type of signal is : QPSK.
- Carrier frequency of QPSK :  $f= 1$  MHz.
- PHASE SHIFT of QPSK is :  $45^0, 135^0, 225^0, 315^0$  .
- Frequency of data signal: 1 KHz
- Frequency range of QDDFS: (0.011 Hz...25 MHz).
- Frequency Resolution of QDDFS : (0.011 Hz).
- Size of QDDFS ROM: 2 x 13KB.
- DAC :with 8 bits.
- Bits numbers of Phase Accumulator :  $n=32$  bits
- Signal amplitude (5V).

$$CODE f_1 = L_1 = \frac{f \cdot 2^n}{F_{CLK}} = \frac{1 \cdot 2^{32}}{50} = 85899346$$




Fig (26) functional diagram of digital QPSK modulator in Quartus II 9.1 design environment

The result of designed digital QPSK modulator in Quartus II 9.1 design environment is shown in figure (27) in time domains and is shown in figure (28) in frequency domains, where frequency of data signal : 1 KHz, carrier frequency of QPSK: 1 MHz, phase shift :  $45^\circ$ ,  $135^\circ$ ,  $225^\circ$ ,  $315^\circ$ .




Fig (27) QPSK signal in time domain for shift phase :  $45^\circ$ ,  $135^\circ$ ,  $225^\circ$ ,  $315^\circ$




Fig (28) carrier (A) and QPSK (B) signals in frequency domains

### VIII. DISCUSSION AND CONCLUSION

- Depending on the previous practical results, the digital ASK, FSK, BPSK and QPSK modulators were successfully designed using FPGA.
- In this research, the digital modulators were designed with-DDFS and QDDFS which is considered as a highly accuracy technique in carrier sinusoidal, data signal, and ASK, FSK, BPSK and QPSK synthesizing on FPGA chips.
- Practical experiments described in the study suggest how these modulators can be used in real communication devices.
- There is a possibility to develop this algorithm through designing digital QAM-16, QAM-32 and QAM-64 and another modulators types.

### REFERENCES

- [1] Fuqin Xiong digital Modulation Techniques, -(Artech House telecommunications library) ,/653/ pages., 2000
- [2] www.complexterreal.com (All About Modulation –Part I)
- [3] Goldberg, "Digital Frequency Synthesis Demystified";1999.
- [4] Advances in Computer Science Research ,volume 78, 3rd International Workshop on Materials Engineering and Computer Science Research (IWMECS 2018).
- [5] MOLABANTI PRAVEEN KUMAR, T.S.R KRISHNA PRASAD, M .VIJAYA KUMA , Implementation of Digital Communication Laboratory on FPGA, International Journal of Advanced Research in Computer and Communication Engineering ,Vol. 2, Issue 11, November 2013
- [6] ALTERA, CORPORATION, " Cyclone II Device Family Data Sheet"; 2005.
- [7] ALTERA, CORPORATION, " Cyclone II FPGA Starter Development Board";2003.
- [8] Dr. Kamal Aboutabikh, Dr. Ibrahim Haidar, Dr. Amer Garib, Design and Implementation of a Digital FIR LPF with Variable Pass-Band for ECG Signal using FPGA, International Journal of Advanced Research in Computer and Communication Engineering Vol. 4, Issue 9, September 2015.
- [9] Volnei A. Pedroni, Circuit Design With VHDL, MIT Press Cambridge, Massa- chusetts London, England (2004) 364. nd design of Antenna Systems.